Questions tagged [fpga]

16 questions
5
votes
1 answer

Linux Userspace PCI driver options? (uio_pci_generic)

I have a Xilinx FPGA PCIe end-point on the PCI Bus. Linux picks up the device just fine and everything in lspci looks perfect. My question is about PCI access options from user-space and what would be good/bad. Option 1: Direct access via…
2
votes
0 answers

Bus error when access nonaligned memory on zynq

EDIT: Is there a better stackexchange site I should put this on? I am trying use the DDR4 connected to the FPGA side of a zynq ultrascale chip, specifically on Xilinx's devboard zcu102. I am using Vivado's MIG to generate the controller and connect…
rocky
  • 144
  • 8
2
votes
0 answers

Why u-boot starts so late after I give power

Running PetaLinux from sd card on ARM cortex A9 based Zynq zc702 board. Zynq is an SoC with ARM and FPGA. Before the log messages (corresponding to U-Boot) starts printing, the screen (serial console) is blank, but power is already given. So there…
user2799508
  • 1,652
  • 8
  • 27
  • 46
2
votes
1 answer

Any built-in Linux methods for AXI-burst type devices?

I need to communicate with an FPGA device based on an AXI-burst interface. What are the ways to access such a device through Linux without involving a DMA? Burst is an intrinsic property of the AXI standard, which should typically be triggered…
Stark07
  • 552
  • 2
  • 8
  • 20
1
vote
1 answer

Why does linux freezes when trying to access peripherals connected to the lightweight hps-to-fpga bridge (or any bridge)?

I have been working on a Altera DE1-SoC Development Board for 8 months. The system I was working on includes a Cyclone V FPGA chip, particularly the 5CSEMA5F31C6N. It was running an embedded Linux operating system on chip. All was well and…
1
vote
0 answers

Frame buffer driver(altfb) not working with a 24 bit display

I am developing an embedded Linux system with a 24 bit LCD display. I use terasic linux-socfpga to compile the kernel and I want to use the altfb driver to show the desktop in LCD. For that, I copied the Linux…
Arun Kumar K S
  • 195
  • 2
  • 2
  • 6
1
vote
0 answers

PCI-Express device refuses to wake up from D3

I’m working with a fpga expansion card (pci-e connected; terasic de10 pro). My problem is whenever I don’t use the card for a couple of minutes it stops completely and only a complete shutdown can reawaken it. My driver tells me something like…
Darki
  • 11
  • 1
1
vote
0 answers

How to Load Device Tree From Separate File in U-Boot Image

I'd like to load the device tree from a separate dtb file. So in the end I'd like to end up with the following files on my boot partition: BOOT.BIN (first stage boot loader) image.ub (U-Boot second stage boot loader including a kernel and a file…
Alex
  • 335
  • 1
  • 4
  • 15
1
vote
1 answer

Allow partial memory mapping of /dev/mem

I have a SoC-FPGA(DE0-nano-soc) which contains an ARM-Cortex-A9 cpu with a Cyclone V FPGA on a single chip. the CPU has access to 1gb of DDR3 memory but the FPGA can also access this memory so they can share data. Now I have configured linux to only…
John Smith
  • 337
  • 2
  • 8
1
vote
0 answers

Share aarch64 page tables created by Linux with SMMU

I am currently working on creating a shared virtual address space in Linux arm64 on a Xilinx Zynq Ultrascale+ board. In the future it should be possible to share pointers/addresses between the Cortex A53s and the FPGA utilizing the built in ARM SMMU…
Mauli
  • 19
  • 1
1
vote
0 answers

Changing Master Boot Record (MBR) starting partition address of boot loader

From what I understand, the partitioning of the Linux system - when booting from an SD card on an embedded device should look something similar to: I want to move partition 2 up and merge it with the unused space. In this scenario the ordering of…
Marty
  • 11
  • 1
1
vote
1 answer

Linux freezes when accessing io memory on an Xilinx ARM SoC

I am trying to read FPGA memory on a Xilinx Zynq board (zc702) as part of porting an RTEMS driver to Linux. I am using the devmem2 and mmap_test programs that I cross-compile for the board using the Yocto cross-compiler. The board has 1 GB of normal…
Moritz
  • 161
  • 6
1
vote
1 answer

How to enable USB with linux-socfpga?

I use linux-socfpga from Altera's github repository (the master branch which is recently updated) with my DE2-115 FPGA. The output from jtag configuration is: $ jtagconfig1) USB-Blaster [2-2] 020F70DD EP3C120/EP4CE115 I wonder if it can find a…
Niklas Rosencrantz
  • 4,112
  • 6
  • 36
  • 58
1
vote
1 answer

How to Connect Internet in Zedboard using Linux via SDCard

I am working on Zedboard Zynq 7020. I have booted the Linux via SD card through Zedboard. The linux display can be shown onto the monitor via VGA cable. But I cannot connect that linux to internet. Linux is not detecting any wireless network as…
Nabeel
  • 11
  • 4
0
votes
0 answers

Is it possible to partially virtualize the physical address space?

I'm currently working on systems that include FPGAs. We've various IP cores that support the AXI-Bus. To communicate with the IP cores of PL (programable logic), we need to map them onto the address space of the PS (processing system). For example,…
1
2